What is claimed is:

10

15







5

1. An array of nonvolatile memory cells arranged in a plurality of rows and columns comprising:

a wordline associated with each row of the array;

a bitline associated with each column of the array;

a plurality of nonvolatile memory transistors, each of said nonvolatile memory transistors associated with one row and one column in the array, each nonvolatile memory transistor having a source, a drain, a floating gate and a control gate, the control gate of each nonvolatile memory transistor coupled to the one of said wordlines with which its row is associated, the drain of each nonvolatile memory transistor coupled to the one of said bitlines with which its column is associated; the source of each nonvolatile memory transistor in a row of the array coupled together; and

a source transistor associated with each row of the array each said source transistor having a gate coupled to the one of said wordlines with which its row is associated, a source coupled to a source potential line, and a drain coupled to the sources of each nonvolatile memory transistor with which its row is associated.

- Best Available Copy
- The array of claim 1, further comprising disposing said array in an 2. isolation well.
  - 3. The array of claim 3, further comprising a well selection transistor
- coupled to said isolation well.

10

1,1,1 (C), 1,1,1

D

15

- An array of nonvolatile memory cells arranged in a plurality of rows and columns further comprising:
  - a wordline associated with each row of the array;
  - a bitline associated with each column of the array;
- a plurality of split-gate/nonvolatile memory transistors, each of said split-gate nonvolatile memory transistors associated with one row and one column in the array, each split-gate nonvolatile memory transistor having a source, a drain, a floating gate and a control gate, the control gate of each split-gate nonvolatile memory transistor coupled to the one of said wordlines with which its row is associated, the drain of/each split-gate nonvolatile memory transistor coupled to the one of said bitlines with which its column is associated; the source of each split-gate

nonvolatile memory transistor in adjacent pairs of rows of the array coupled together; and

12

5

ļ ub

(A

a source transistor associated with each row of the array each said source transistor having a gate coupled to the one of said wordlines with which its row is associated, a source coupled to a source potential line, and a drain coupled to the sources of each nonvolatile memory transistor with which its row is associated.

5. The array of claim 4, further comprising disposing said array in an isolation well.

6. The array of claim 5 further comprising a well selection transistor coupled to said isolation well.

Dr. 3

7. An array of one-time programmable nonvolatile memory cells arranged in a plurality of rows and columns comprising:

a wordline associated with each row of the array;

a bitline associated with each column of the array;

5

in And in Am

`**4** 10

a plurality of nonvolatile memory transistors, each of said nonvolatile memory transistors associated with one row and one column in the array, each nonvolatile memory transistor having a source, a drain, and a floating gate, the source of each nonvolatile memory transistor coupled to the one of said wordlines with which its row is associated, the drain of each nonvolatile memory transistor coupled to the one of said bitlines with which its column is associated; and

a source transistor associated with each row of the array each said source transistor having a gate coupled to the one of said wordlines with which its row is associated, a source coupled to a source potential line, and a drain coupled to the sources of each nonvolatile memory transistor with which its row is associated.

- 8. The array of claim 7, further comprising disposing said array in an isolation well.
- 9. The array of claim 8, further comprising a well selection transistor coupled to said isolation well.